

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/697,315	10/31/2003	Yoshinori Shizuno	OHG 141	9863
RABIN & Berd	•		EXAM	
1101 14TH STI SUITE 500	KEEI, NW		ARORA	·
WASHINGTO!	N, DC 20005		ART UNIT	PAPER NUMBER
			2811 ·	
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	DELIVER	Y MODE
3 MO	NTHS	04/10/2007	PAF	PER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

earned patent term adjustment. See 37 Cl	FR 1.704(b).	this communication, even if time	ely filed, may reduce any
Status			
1) Responsive to communication	ation(s) filed on <u>1/10/07</u> .		
2a) This action is FINAL.	2b) This action		
3) Since this application is in	condition for allowance ex	cept for formal matters	, prosecution as to the ments is
closed in accordance with	the practice under Ex parte	e Quayle, 1935 C.D. 1	1, 453 O.G. 213.
Disposition of Claims			•
4) Claim(s) <u>1-8,10,11,13,14,</u>	16 and 17 is/are pending in	the application.	
	2-8,11,13 and 14 is/are with		tion.
5) Claim(s) is/are allow			
6)⊠ Claim(s) <u>1,10,16 and 17</u> is	· · · · · · · · · · · · · · · · · · ·		
7) Claim(s) is/are obje			
8) Claim(s) are subject	t to restriction and/or electi	on requirement.	
Application Papers			
9) ☐ The specification is objecte	ed to by the Examiner.		
10) The drawing(s) filed on	-	or b) objected to by t	the Examiner.
	at any objection to the drawing		
Replacement drawing sheet(s	s) including the correction is re	quired if the drawing(s) is	s objected to. See 37 CFR 1.121(d).
11)☐ The oath or declaration is o	bjected to by the Examiner	. Note the attached Of	ffice Action or form PTO-152.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of	of a claim for foreign priority	runder 35 II S.C. & 14	0(a) (d) or (f)
a) ☐ All b) ☐ Some * c) ☐ N		ander 55 5.5.5. 3 11	9(a)-(u) 01 (1).
			•
•	ne priority documents have	been received.	
1. Certified copies of the	ne priority documents have ne priority documents have		cation No.
1. Certified copies of the2. Certified copies of the	ne priority documents have	been received in Appli	
 Certified copies of the certified copies. 	ne priority documents have ed copies of the priority doc International Bureau (PCT	been received in Appli uments have been rec Rule 17.2(a)).	eived in this National Stage

Application/Control Number: 10/697,315

Art Unit: 2811

Page 2

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ogawa (US 4,418,284), hereinafter Ogawa in view of Honda (US 2002/0064935), hereinafter Honda.

Regarding claim 1, Ogawa (refer to Figure 3) teaches a semiconductor device comprising:

a semiconductor chip (15);

first pads (6) provided on a main surface of said semiconductor chip;

a light-receiving element (Col. 4, line 33-35) portion (3) provided on said main surface of said semiconductor chip such that a light-receiving surface (3) thereof is exposed;

a light-transmitting portion (7) provided so as to cover the light-receiving surface (3) of said light-receiving element portion for transmitting incoming light to said light-receiving element portion;

Application/Control Number: 10/697,315

Art Unit: 2811

an insulating film (13) provides over said main surface of said semiconductor chip;

wiring patterns (wiring part of layer 5 that connects to pads 6) electrically connected to said first pads (6).

However, Figure 3 of Ogawa does not show interconnection details of the first pads (6) to form external terminals, and as such, does not teach interconnection details like "the insulating film surrounding and contacting side surfaces of the first pads", the wiring patterns "extending from said first pad and over said insulating film"; the "post portions", the "sealing layer" and the "external terminals". Honda teaches (refer to Figure 4F) a semiconductor device with a semiconductor chip (11), first pads (12), wiring patterns (21/22/24a) and insulating film (13), wherein:

the insulating film (13) is surrounding and contacting side surfaces of the first pads (12);

post portions (30) provided on said wiring patterns (21/22/24a), the post portions being electrically connected to the wiring patterns;

a sealing layer (27) provided on said wiring patterns and on side surfaces of said post portions (30); and

external terminals (25) provided on said post portions (30), the external terminals being electrically connected to said first pads via said wiring patterns.

Application/Control Number: 10/697,315

Art Unit: 2811

It would have been obvious to one of ordinary skills in the art at the time of the invention to modify Ogawa to incorporate the teachings of Honda as explained above. The ordinary artisan would have been motivated to modify Ogawa for at least the purpose of creating a flip chip mounted package with mounting bumps on the side of the chip with the chip pads, utilizing the post portions to provide the required height of the interconnects.

Regarding claim 16, Ogawa (refer to Figure 3) teaches a semiconductor device comprising:

a semiconductor chip (15) having a first main surface and a second main surface opposed to the first main surface;

a first pad (6) formed on the first main surface of said semiconductor chip;

a light-receiving (Col. 4, line 33-35) element (3) formed on the main surface;

a light-transmitting member (7) provided over said light-receiving element (3), the

light transmitting member transmitting incoming light to said light-receiving element;

an insulating film (13) provided over the first main surface, the insulating film surrounding and contacting side surfaces of the first pad;

a wiring pattern (wiring part of layer 5 that connects to pads 6) electrically connected to said first pads (6).

However, Figure 3 of Ogawa does not show interconnection details of the first pads (6) to form external terminals, and as such, does not teach interconnection details like "the insulating film surrounding and contacting side surfaces of the first pads", the

Art Unit: 2811

wiring patterns "extending from said first pad and over the insulating film"; the "post electrode", the "sealing layer" and the "external terminal". Honda teaches (refer to Figure 4F) a semiconductor device with a semiconductor chip (11), first pad (12), wiring pattern (21/22/24a) and insulating film (13), wherein:

the insulating film (13) is surrounding and contacting side surfaces of the first pad (12);

a post electrode (30) is formed on said wiring pattern (21/22/24a), the post electrode being electrically connected to the wiring pattern;

a sealing layer (27) formed on said wiring pattern and a side surfaces of said post electrode (30); and

an external terminals (25) formed on a top surface of said post electrode (30).

It would have been obvious to one of ordinary skills in the art at the time of the invention to modify Ogawa to incorporate the teachings of Honda as explained above. The ordinary artisan would have been motivated to modify Ogawa for at least the purpose of creating a flip chip mounted package with mounting bumps on the side of the chip with the chip pads, utilizing the post electrode to provide the required height of the interconnects.

Claims 10 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ogawa in view of Honda, and further in view of Lanford (US 5,959,358), hereinafter Lanford.

Art Unit: 2811

Regarding claims 10 and 17, Ogawa as modified above teaches substantially the claimed semiconductor device but does not teach that "an oxidation film" is formed on the side surface of said post portions or post electrodes. Lanford teaches copper interconnects or wiring for microelectronic devices, wherein an oxidation film is formed on side surfaces of the interconnects/wiring (Col. 4, lines 1-9). It would have been obvious to one of ordinary skills in the art at the time of the invention to modify Ogawa so that an oxidation film is formed on the side surface of said post portions. The ordinary artisan would have been motivated to modify Ogawa for at least the purpose of creating an inert protective layer that prevents further oxidation of the post portions (Col. 4, lines 1-9).

Response to Arguments

Applicant's arguments filed 01/10/2007 have been fully considered. The arguments are moot in view of the new ground(s) of rejection, except one argument which has been addressed below.

On page 10, applicant points out that "Ogawa discloses the pads 6 are outside the resin layer 13", inferring that "such an image sensor uses a conventional wire bonding method" and concluding that "Ogawa discourages one of skill in the art from fabricating the external terminals in image sensor". This argument is not persuasive. Figure 3 of

Ogawa simply discloses pads 6, without disclosing details of interconnections that may be used to form external terminals. Whereas the pads can be used for wire-bonding, the structure of the pads do not preclude other forms of interconnection like those taught by Honda and as explained in the rejection of claims 1 and 16.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number: 10/697,315 Page 8

Art Unit: 2811

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ajay K. Arora whose telephone number is (571) 272-8347. The examiner can normally be reached on Mon through Fri, 8am to 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sera Crane Primary Exeminer